

WHAT IS CLAIMED IS:

1. A semiconductor device manufacturing method comprising:

forming an island region including a
5 monocrystalline $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$ layer ($1 > x > 0$, $1 > y \geq 0$) and a peripheral region including an amorphous or polycrystalline $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$ layer which surrounds the island region on a monocrystalline Si layer on an insulating film;

10 subjecting the respective $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$ layers to heat treatment; and

forming a monocrystalline $\text{Si}_{1-z-w}\text{Ge}_z\text{C}_w$ layer ($1 > z \geq 0$, $1 > w \geq 0$), which becomes an device formation region, on the island region after the heat treatment
15 and removal of a surface oxide film.

2. The method according to claim 1, wherein the forming the monocrystalline island region including the $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$ and the amorphous or polycrystalline peripheral region includes forming an oxide film on
20 the monocrystalline Si layer on the insulating film excluding a portion corresponding to the element formation region, and then forming an $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$ monocrystalline layer on the monocrystalline Si layer and an $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$ polycrystalline layer on the oxide
25 film, respectively.

3. The method according to claim 1, wherein the heat treatment is carried out in an atmosphere

containing oxygen.

4. The method according to claim 1, wherein the heat treatment is carried out in an atmosphere containing oxygen, and thereafter the heat treatment is
5 carried out in an atmosphere without oxygen.

5. The method according to claim 1, wherein a temperature of the heat treatment is 1000°C or more.

6. The method according to claim 1, wherein a temperature of the heat treatment is from 1150 to
10 1250°C.

7. The method according to claim 1, wherein a size of the island region is smaller than 20 μm^2 .

8. The method according to claim 1, wherein a distance between the island regions is at least
15 0.1 μm .

9. A semiconductor device manufacturing method comprising:

forming a monocrystalline $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$ layer ($1 > x > 0, 1 > y \geq 0$) on a monocrystalline Si layer on
20 an insulating film;

forming an island-shaped mask layer on the $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$ layer;

making a peripheral region amorphous by ion implantation excluding an island region of the
25 $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$ layer covered with the island-shaped mask layer;

subjecting the $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$ layer to heat

treatment; and

forming a monocrystalline $\text{Si}_{1-z-w}\text{Ge}_z\text{C}_w$ layer ($1 > z \geq 0, 1 > w \geq 0$), which becomes an device formation region, on the island region of the $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$ layer after the heat treatment and removal of a surface oxide film.

10. The method according to claim 9, wherein, ion species for the implantation are one of a Si ion, a C ion or a Ge ion or combination thereof.

11. The method according to claim 9, wherein the heat treatment is carried out in an atmosphere containing oxygen.

12. The method according to claim 9, wherein the heat treatment is carried out in an atmosphere containing oxygen, and thereafter the heat treatment is carried out in an atmosphere without oxygen.

13. The method according to claim 9, wherein a temperature of the heat treatment is 1000°C or more.

14. The method according to claim 9, wherein a temperature of the heat treatment is from 1150 to 1250°C .

15. The method according to claim 9, wherein a size of the island region is smaller than $20 \mu\text{m}^2$.

16. The method according to claim 9, wherein a distance between the island regions is at least $0.1 \mu\text{m}$.

17. A semiconductor device manufacturing method

comprising:

forming a first region including a monocrystalline $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$ layer ($1 > x > 0$, $1 > y \geq 0$) on a monocrystalline Si layer on an insulating film and a
5 second region including a slit or hole-shaped amorphous or polycrystalline $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$ layer in the first region;

subjecting the respective $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$ layers to heat treatment; and

10 forming, a monocrystalline $\text{Si}_{1-z-w}\text{Ge}_z\text{C}_w$ layer ($1 > z \geq 0$, $1 > w \geq 0$), which becomes an device formation region, on the first region after the heat treatment and removal of an surface oxide film.

15 18. The method according to claim 17, wherein a distance between the slits or between the holes is set within $10 \mu\text{m}$.

19. The method according to claim 17, wherein a width of the slit or the hole is at least $0.1 \mu\text{m}$.

20 20. The method according to claim 17, wherein the hole has a long and narrow shape.